ECE2072 - Digital systems - Monash University

Overview

This unit introduces you to modern logic design techniques, hardware used and common representations. Topics include two and multi-level combinational logic, decoders, multiplexers, arithmetic circuits, programmable and steering logic, flip-flops, registers, counters, RAM and ROM. Using this hardware the design component will include finite state machine design and applications to computer data path control. This will incorporate simple analogue and digital I/O interfacing. Programmable logic devices will be covered, and the use of a hardware description language for describing, synthesising and testing digital logic. Laboratories cover logic design, implementation, and testing.

Offerings

S2-01-CLAYTON-FLEXIBLE

S2-01-MALAYSIA-ON-CAMPUS

Rules

Enrolment Rule

Contacts

Chief Examiner(s)

James Salamy

Unit Coordinator(s)

Dr Patrick Ho

James Salamy

Learning outcomes

On successful completion of this unit, you should be able to:

Interpret primitive logic circuitry and apply minimisation and realisation techniques to the resultant problems.

Analyse complex combinational and sequential digital designs using high-level abstractions.

Propose solutions to real-world specifications by selecting appropriate technologies, such as FPGAs, PLDs and PLCs, and constructing complex digital systems.

Construct and simulate efficient and effective digital logic designs using integrated development environments and a hardware description language.

Discuss the fundamental behaviours of digital systems such as time-delay and metastability and interpret their impact on digital systems.

Teaching approach

Active learning

Assessment summary

Continuous assessment: 50%

Final assessment: 50%

This unit contains threshold hurdle requirements that you must achieve to be able to pass the unit. You are required to achieve at least 45% in the total continuous assessment component and at least 45% in the final assessment component. The consequence of not achieving a hurdle requirement is a fail grade (NH) and a maximum mark of 45 for the unit.

Assessment

1 - Workshop activities

2 - Laboratory assessment

3 - Mid-semester test

4 - Project

5 - Final assessment

Scheduled and non-scheduled teaching activities

Laboratories

Workshops

Workload requirements

Workload

The minimum total expected workload to achieve the learning outcomes for this unit is 144 hours per semester typically comprising a mixture of 3-6 hours of scheduled learning activities and 6-9 hours of independent study per week. Scheduled activities may include a combination of teacher-directed learning, peer-directed learning and online engagement. Independent study may include associated readings, assessment and preparation for scheduled activities.

Learning resources

Technology resources

Other unit costs

The following item is mandatory for practical aspects of the unit and should be purchased at your own cost as you will be reusing them throughout your course.

Calculator

Availability in areas of study

E3001 Bachelor of Engineering (Honours) - Specialisation: Electrical and computer systems engineering
E3001 Bachelor of Engineering (Honours) - Specialisation: Robotics and mechatronics engineering
E6011 Master of Professional Engineering - Specialisation: Electrical engineering
S2010 Bachelor of Applied Data Science - Applied studies: Computer systems engineering
S3003 Bachelor of Applied Data Science Advanced (Honours) - Applied studies: Computer systems engineering